Tài liệu the PCI Bus demystified phần 6

Configuration software writes the system cache line size in
DWORD increments to this register. It is required for any master
that implements the Memory Write and Invalidate command and for
any target that implements cache-line wrap addressing. Masters that
implement the advanced read commands should take advantage of
this register to optimize their use of the read commands.