Báo Cáo Báo cáo hóa học Research Article Application-Specific Instruction Set Processor Implementation of Lis

Thảo luận trong 'Hóa Học' bắt đầu bởi Thúy Viết Bài, 5/12/13.

  1. Thúy Viết Bài

    Thành viên vàng

    Bài viết:
    198,891
    Được thích:
    170
    Điểm thành tích:
    0
    Xu:
    0Xu
    Báo cáo hóa học: Research Article Application-Specific Instruction Set Processor Implementation of List Sphere Detector
    Tuyển tập báo cáo các nghiên cứu khoa học quốc tế ngành hóa học dành cho các bạn yêu hóa học tham khảo đề tài: Research Article Application-Specific Instruction Set Processor Implementation of List Sphere Detector


    Research Article
    Application-Specific Instruction Set Processor Implementation
    of List Sphere Detector
    Juho Antikainen,
    1 Perttu Salmela,
    2 Olli Silv´ en,
    1 Markku Juntti,
    1 Jarmo Takala,
    2 andMarkusMyllyl ¨ a1
    1
    Information Processing Laboratory and Centre for Wireless Communications, University of Oulu, 90014 Oulu, Finland
    2
    Institute of Digital and Computer Systems, Tampere University of Technology, 33101 Tampere, Finland
    Received 8 June 2007; Revised 18 October 2007; Accepted 12 November 2007
    Recommended by Marco Platzner
    Multiple-inputmultiple-output (MIMO) technology enables higher transmission capacity without additional frequency spectrum
    and is becoming a part of many wireless system standards. Sphere detection has been introduced in MIMO systems to achieve
    maximum likelihood (ML) or near-ML estimation with reduced complexity. This paper reviews related work on sphere detector
    implementations and presents an application-specific instruction set processor (ASIP) implementation of K-best list sphere detec-
    tor (LSD) using transport triggered architecture (TTA). The implementation is based on using memory and heap data structure
    for symbol vector sorting. The design space is explored by presenting several variations of the implementation and comparing
    them with each other in terms of their latencies and hardware complexities. An early proposal for a parallelized architecture with
    a decoding throughput of approximately 5.3 Mbps is presented
    Copyright © 2007 Juho Antikainen et al. This is an open access article distributed under the Creative Commons Attribution
    License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly
    cited.
     
Đang tải...